udemy

Certificate no: UC-f8d6f7b9-7292-4514-907b-1ac36abe633f
Certificate url: ude.my/UC-f8d6f7b9-7292-4514-907b-1ac36abe633f
Reference Number: 0004

CERTIFICATE OF COMPLETION

Verilog for an FPGA Engineer with Xilinx Vivado Design Suite

Instructors **Kumar Khandagle**

Sanjana

Date **June 24, 2026**
Length **16.5 total hours**