

Certificate of Completion

This is to certify that Student Jai Viknesh Sankar Narayanan Sankar Narayanan successfully completed the Digital IC Design Using System-Verilog / Verilog online course on Nov. 12, 2015

Ajith Jose

Ajith Jose, Instructor

&

udemy

Certificate no: UC-N06HR0NW
Certificate url: ude.my/UC-N06HR0NW

