Certificate of Completion

This is to certify that Vedant Garg successfully completed 2 hours of SystemVerilog Design-1: Start Programming Your Own IC in HDL online course on Aug. 31, 2018

Ajith Jose

Ajith Jose, Instructor

&

Udemy

#BeAble

Certificate no: **UC-J16IYBBO**
Certificate url: **ude.my/UC-J16IYBBO**