

Certificate of Completion

*This is to certify that Justine Chang successfully
completed 36 mins of IC Design Process: A
Beginner's Overview to VLSI Technology online
course on Nov. 17, 2019*

Systemverilog Academy

Systemverilog Academy, Instructor

&



Certificate no: UC-AIWJF6AD
Certificate url: ude.my/UC-AIWJF6AD

#BeAble