

Certificate of Completion

*This is to certify that **Andrew Ekladios**
successfully completed 3.5 total hours of **FPGA
Embedded Design, Part 1 - Verilog** online course
on Aug. 31, 2020*

Eduardo Corpeño *Marissa Siliezar*

Eduardo Corpeño, Instructor

Marissa Siliezar, Instructor



Certificate no: UC-90bfdedc-b474-44ea-babb-9ed589441365
Certificate url: ude.my/UC-90bfdedc-b474-44ea-babb-9ed589441365

#BeAble