udemy

Certificate no: UC-7e65fbef-7412-4f89-b333-230b2ca4c989
Certificate url: ude.my/UC-7e65fbef-7412-4f89-b333-230b2ca4c989
Reference Number: 0004

CERTIFICATE OF COMPLETION

Verilog for an FPGA Engineer with Xilinx Vivado Design Suite

Instructors **Kumar Khandagle**

Anvesh Kandala

Date **Feb. 27, 2022**
Length **24 total hours**