

Certificate of Completion

*This is to certify that **Sachin S** successfully
completed 12.5 total hours of **Verilog HDL: VLSI
Hardware Design Comprehensive Masterclass**
online course on March 13, 2021*

Shepherd Tutorials

Shepherd Tutorials, Instructor

&



Certificate no: UC-3f680472-1da1-46fc-8ea2-c943472159a1
Certificate url: ude.my/UC-3f680472-1da1-46fc-8ea2-c943472159a1
Version 3

#BeAble