udemy

Certificate no: UC-18adf6c9-306b-4166-89e8-41bbecd0031b
Certificate url: ude.my/UC-18adf6c9-306b-4166-89e8-41bbecd0031b
Reference Number: 0004

CERTIFICATE OF COMPLETION

Verilog for an FPGA Engineer with Xilinx Vivado Design Suite

Instructors **Kumar Khandagle**

Nithila Shri R P

Date **May 19, 2024**
Length **16.5 total hours**